Junctionless Transistors Show a New Path to 3D Chips

🔗 원문 전체 보기 → Ieee.org

요약

Chipmakers are struggling to shrink the amount of area a transistor takes up, so researchers are trying to build layers of devices on top of each other. However, many experimental 3-D chips rely on exotic materials and perform poorly compared with regular sil…

본문

Roll-on nanoscale membranes make circuits that stretch across three layers of silicon

Charles Q. Choi is a contributing editor for IEEE Spectrum.

Hyunjun Nam [left] and Yung Man Yu, in the lab of Qing Cao at the University of Illinois Urbana-Champaign, reflect on their work.